Abstract-Carbon-based nanomaterials such as metallic singlewalled carbon nanotubes, multiwalled carbon nanotubes (MWCNTs), and graphene have been considered as some of the most promising candidates for future interconnect technology because of their high current-carrying capacity and conductivity in the nanoscale, and immunity to electromigration, which has been a great challenge for scaling down the traditional copper interconnects. Therefore, studies on the performance and optimization of carbon-based interconnects working in a realistic operational environment are needed in order to advance the technology beyond the exploratory discovery phase. In this paper, we present the first demonstration of graphene interconnects monolithically integrated with industry-standard complementary metal-oxide-semiconductor technology, as well as the first experimental results that compare the performance of high-speed on-chip graphene and MWCNT interconnects. The graphene interconnects operate up to 1.3-GHz frequency, which is a speed that is commensurate with the fastest high-speed processor chips today. A low-swing signaling technique has been applied to improve the speed of carbon interconnects up to 30%.
circuits (ICs). In the most advanced IC technology, the capacitance associated with interconnects typically accounts for about 50% of the active processor power consumption [1] , and the associated signal delay along interconnects is one of the main bottlenecks for the routing of high-speed signals. With the progressive miniaturization of semiconductor devices, the need for longer, thinner, and faster interconnects with lower power consumption is becoming more pronounced. Conventional interconnect materials such as copper are facing great challenges to satisfy requirements when physical dimensions are scaled down to the nanoscale range. First, the conductance of copper significantly decreases when the lateral dimension is scaled down: the resistivity of local interconnects is increased by about 50% when wire pitch decreased from 100 to 50 nm due to increased electron scattering at the grain boundaries and wire surfaces [2] , which increases the circuit signal delay; equally important is that the reliability of copper wires suffers when the current density increases due to the miniaturization. Increased wire resistivity leads to increased Joule heating and degraded electromigration lifetime, which result in decreased maximum allowed current density in copper wires [2] [3] [4] . Therefore, alternative interconnect materials are being actively researched to improve on-chip interconnect performance [5] .
In recent years, graphene has gained a lot of attention for being a promising new material for high-speed electronics [6] [7] [8] [9] , since it not only shares the same outstanding transport properties as carbon nanotubes [10] [11] [12] [13] , such as high mean free path and high current-carrying capacity but also offers potential advantages such as simpler fabrication process, better material control, and better reproducibility [14] . Researchers have demonstrated graphene transistors with intrinsic cutoff frequency as high as 100 GHz [7] , graphene nanomechanical resonators operating at 50-80 MHz [8] , and microwave switches operating at gigahertz (GHz) range [9] . When used as interconnects, graphene also showed a great potential: previous theoretical calculations have shown that the conductivity of metallic graphene nanoribbons (GNR) would outperform copper wires with unity aspect ratio when interconnect width is scaled down below 8 nm [15] . The theory also predicts that high-quality doped GNRs offer smaller signal delay than copper at the 11-nm technology node when used as global wires [16] . DC experimental characterizations showed that the resistivity of good-quality GNRs in the width range from 18 0018-9383/$26.00 © 2010 IEEE Fig. 1 . Application of low-swing oscillator circuitry for interconnect performance improvement. (a) Circuit diagram of a five-stage low-swing ring oscillator with a differential amplifier at the receiver end of the inverter chain. The line is terminated by a termination resistor (R T = 20 kΩ, R ∼ 0.5R T is a value determined by the tradeoff between speed improvement brought by low-swing signaling and the sensitivity of the differential amplifier at the receiving end) to a midsupply voltage; hence, the signal swing at the receiver end is reduced to V DD × R/R T , whereas the speed is increased by a factor R/R T . (b) Modeling results of signal delay along 30-μm-long MWCNT interconnects integrated with a low-swing oscillator circuit. The signal delay increases with increasing MWCNT resistance, as expected. For a good-quality MWCNT (lower resistivity), signal delay as low as 0.7 ns can be expected. (c) Experimental performance comparison of MWCNT interconnects integrated on both full-and low-swing circuits. We can see that, even with an increased length, the MWCNT interconnect integrated with a lowswing circuit still shows a significant signal delay improvement of about 30% at the same resistance value. to 50 nm is smaller than 10 μΩ · cm, which is comparable with copper wires with the same physical dimensions [17] . Furthermore, GNRs have breakdown current density on the order of 10 8 A/cm 2 , which is ten times higher than the maximum permissible current density of copper [18] . However, despite the favorable theoretical and dc characterization results of graphene interconnects, experimental demonstration of highspeed signaling using graphene interconnects has not yet been made, and there is no report of integration of graphene with standard CMOS technology, which is a key requirement for future integrated graphene electronics. We address these topics by presenting the first experimental demonstration of highspeed graphene interconnects integrated with a five-stage standard CMOS low-swing ring oscillator circuit operating above 1 GHz, which is a major milestone for graphene electronics.
II. LOW-SWING CIRCUITRY
The CMOS five-stage ring oscillator circuit is fabricated using standard 0.25-μm CMOS technology. 1 Each ring oscillator is designed with a missing interconnect wire onto which a graphene interconnect wire was subsequently integrated. Only one graphene interconnect is integrated with each ring oscillator, so that we can characterize each graphene interconnect individually while maintaining the high oscillation speed. A low-swing signaling technique is implemented for the ring oscillator circuit to serve as a method to investigate the highfrequency performance of interconnects. A lower input-signal swing shortens the time needed to charge up the load capacitance, thereby improving the ring oscillator speed substantially. Since the main focus of this paper is interconnect performance, the possible extra chip area and power cost of introduction of a low-swing receiver is not discussed here but has been previously studied elsewhere [19] . Fig. 1(a) shows the ring oscillator circuit diagram. The differential amplifier at the receiving end provides higher signal sensitivity than a simple inverter stage. Simulation shows that the signal delay of 30-μm-long multiwalled carbon nanotube (MWCNT) interconnects (diameter ∼ 30 nm and resistivity ∼ 650 μΩ · cm) in this lowswing ring oscillator loop can be on the order of 100 ps [see Fig. 1 
To demonstrate the speed improvement brought by the improved ring oscillator circuit design, we integrated, using dielectrophoresis, the same kind of MWCNT interconnects onto both the low-swing CMOS ring oscillators and the standard full-swing CMOS oscillators. The fabrication process was detailed in [20] . The experimental characterization result shows a significant 30% average speed improvement for the same wire resistance [see Fig. 1(c) ].
III. GRAPHENE INTERCONNECT DEVICE FABRICATION
The process flows of graphene growth/transfer and post-CMOS fabrication are shown in Fig. 2 . First, large-area multilayered graphene (average thickness of about 15-20 nm, which is measured using atomic force microscopy) is grown using chemical vapor deposition (CVD) on a 500-nm electronbeam-evaporated nickel layer and then transferred to a 5 mm × 5 mm CMOS chip with the low-swing circuitry as previously described. The CVD growth is carried out for 5 min at 1000
• C, with 5 sccm of methane and 1300 sccm of hydrogen [21] . After the growth is completed, a thin layer of polymethyl methacrylate (PMMA) is spin coated on top of the graphene/nickel substrate, and a 10% HCl aqueous solution is used to lift off the PMMA-graphene layer from the underneath nickel layer. Then, the PMMA-graphene film is placed on the target substrate, and the PMMA is subsequently washed off using acetone. An average sheet resistance of about 700 Ω/sq is extracted for graphene before post-CMOS processing by transferring graphene on top of the Si/SiO 2 substrate. In principle, this method is scalable to transferring arbitrary large areas of graphene from arbitrary substrates to CMOS substrates. For this reason, it is an attractive option for integrating wafer-scale graphene with wafer-scale CMOS substrates to facilitate very large scale integrated (VLSI) graphene/Si electronics.
After the graphene transfer, all processing steps are done using standard CMOS-compatible fabrication techniques. First, graphene is patterned into stripes of different widths/lengths using optical lithography and oxygen plasma etching. The interconnect width ranges from 3 to 5 μm, whereas the length ranges from 5 to 145 μm. Cr/Au electrodes are deposited as contacts to graphene. Then, via holes are formed by etching through the passivation layer, reaching down to the topmost metal layer of the CMOS chip. Finally, the via contacts between graphene interconnects and underlying CMOS circuitry are made by filling the via holes with Ti.
IV. CHARACTERIZATION RESULTS
To see whether the quality of this novel nanomaterial is significantly degraded by going through the standard CMOS fabrication process, we measured the sheet resistance of graphene before and after the standard CMOS fabrication process, Fig. 3(a) shows that the average sheet resistance of graphene remains to be 700 Ω/sq on average, which indicates that the quality of graphene is generally preserved during device fabrication. The I-V characteristics of the fabricated graphene interconnect in Fig. 3(a) indicate that we have achieved an ohmic contact between graphene and metal. At the same time, the linear I-V curves show that the contact between graphene and metal is ohmic. Contact resistance is negligible compared with interconnect resistance [see Fig. 3(b) ]. Theoretical conductance calculation is done based on the multilayer graphene conductivity model proposed in [16] using the material mean free path derived from our sheet resistivity data. Comparison with experimental measurement is shown in Fig. 3(c) . To demonstrate the high-speed signal routing capability of graphene interconnects, we characterized the ring oscillator frequencies and amplitudes by wire bonding the postprocessed CMOS chip to a pin grid array package and mounting the package into a printed circuit board for high-frequency electrical testing [see Fig. 4(a) ]. Gigahertz oscillation frequency is observed for ring oscillators with graphene interconnects as long as 80 μm, which confirms the great potential of graphene for future VLSI interconnects. The oscillation frequency of the ring oscillator circuit is determined by the total circuit RC delay as in (1) (f is the circuit oscillation frequency, R is the total resistance of the circuit dominated by graphene interconnect resistance, C tot is the total capacitance of the circuit, ρ s is the sheet resistivity of graphene, L is the interconnect length, and W is the interconnect width), which agrees with our experimental characterization results shown in Fig. 4(b) and (c): the circuit oscillation frequency is directly correlated with the interconnect width and inversely correlated with the length/width ratio. Thus
By integrating graphene and the MWCNT with the same type of low-swing CMOS ring oscillator, we directly compared the RF performances of the two materials. Fig. 4(d) shows that graphene offers a higher oscillation frequency because of its lower resistivity, and the ring oscillator with best performance graphene wire has an oscillation frequency that is comparable with the reference oscillators with aluminum wire. However, at the same resistance value, the MWCNT has better signal delay performance. This may be due to the larger total capacitance associated with our wide graphene stripes: using the Predicative Technology Model [22] , the wire-toground electrostatic capacitance for a 1-μm-wide graphene wire is around 0.118 fF/μm (dielectric thickness = 500 nm), whereas a 30-nm-wide MWCNT wire has capacitance around 0.0345 fF/μm. When graphene is scaled down to similar physical dimensions as the MWCNTs (width ∼ 30 nm), the estimated single graphene wire electrostatic capacitance is about 0.01 fF/μm, similar to that of the MWCNT wire estimated using the 1-D transmission line model [23] . However, while scaling down the width of graphene decreases the interconnect capacitance, it brings other issues like increased contact resistance and increased wire resistivity due to limited material quality and edge roughness. Although study has shown that it is possible to fabricate chirality-controlled graphitic nanoribbons [24] and that optimizing contact figuration can help achieve an ohmic contact between GNRs and metal, more research needs to be done to make high-frequency operation of GNR interconnects practical. 
V. CONCLUSION
In summary, we have successfully demonstrated the first integration of graphene interconnects with standard CMOS technology. Gigahertz operation frequency is observed for graphene interconnects as long as 80 μm. By using the lowswing signaling technique, wire signal delay performance is further improved by about 30%. Along with recent reports on large-scale [25] transfer-free [26] low-temperature [27] graphene synthesis techniques, the future of graphene interconnects in VLSI technology appears increasingly promising, although advances in the controlled synthesis of continuous sheets of graphene and understanding of graphene interconnect performance limits require further research. ACKNOWLEDGMENT X. Chen, G. F. Close, K. J. Lee, J Kong, and H.-S. P. Wong would like to thank Interconnect Focus Center, which is one of the Semiconductor Research Corporation/DARPA Focus Centers, for the support. Part of the work in this paper was performed at the Stanford Nanofabrication Facility. 
